Regviz

Freescale Semiconductor /MKV56F24 /PWM0 /SWCOUT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SWCOUT

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKV56F24/PWM1/SWCOUT#0x0

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)SM0OUT45 0 (0)SM0OUT23 0 (0)SM1OUT45 0 (0)SM1OUT23 0 (0)SM2OUT45 0 (0)SM2OUT23 0 (0)SM3OUT45 0 (0)SM3OUT23

SM1OUT23=0, SM1OUT45=0, SM2OUT45=0, SM2OUT23=0, SM0OUT45=0, SM0OUT23=0, SM3OUT23=0, SM3OUT45=0

Description

Software Controlled Output Register

Fields

SM0OUT45

Submodule 0 Software Controlled Output 45

0 (0): A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM45.

1 (1): A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM45.
SM0OUT23

Submodule 0 Software Controlled Output 23

0 (0): A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM23.

1 (1): A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM23.
SM1OUT45

Submodule 1 Software Controlled Output 45

0 (0): A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM45.

1 (1): A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM45.
SM1OUT23

Submodule 1 Software Controlled Output 23

0 (0): A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM23.

1 (1): A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM23.
SM2OUT45

Submodule 2 Software Controlled Output 45

0 (0): A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM45.

1 (1): A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM45.
SM2OUT23

Submodule 2 Software Controlled Output 23

0 (0): A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM23.

1 (1): A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM23.
SM3OUT45

Submodule 3 Software Controlled Output 45

0 (0): A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM45.

1 (1): A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM45.
SM3OUT23

Submodule 3 Software Controlled Output 23

0 (0): A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM23.

1 (1): A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM23.

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data